wholesale CD74HC107MT Flip Flops supplier,manufacturer,distributor

Image is for illustrative purposes only. Please refer to product description.

CD74HC107MT

Flip Flops Hi-Spd CMOS Dual Neg J-K Flip-Flop

  • Flip Flops
  • CD74HC107MT
  • Texas Instruments
  • Reel
  • CD74HC107MT Datasheet
  • In Stock
  • Unit Price:
    Inquiry
  • Quantity:
    -
    +

Please send inquiry,we will respond immediately.

Mfr. Part #: CD74HC107MT

*
*
*
Upload Your BOM File

CSV or Excel file format only. Max file size: 2Mb

empty-product
  • Specifications
  • Product Details

Specifications

Manufacturer Texas Instruments
RoHS
Number of Circuits 2
Logic Family HC
Logic Type J-K Type Flip-Flop
Polarity Inverting, Non-Inverting
Input Type CMOS, LVTTL
Output Type Differential
Propagation Delay Time 170 ns
High Level Output Current - 5.2 mA
Low Level Output Current 5.2 mA
Supply Voltage - Min 2 V
Supply Voltage - Max 6 V
Minimum Operating Temperature - 55 C
Maximum Operating Temperature + 125 C
Mounting Style SMD/SMT
Package / Case SOIC-14
Packaging Reel
Function JK Type
Height 1.58 mm
Length 8.65 mm
Operating Temperature Range - 55 C to + 125 C
Quiescent Current 4 uA
Series CD74HC107
Width 3.91 mm
Brand Texas Instruments
Number of Channels 2
Number of Input Lines 2
Number of Output Lines 1
Operating Supply Voltage 2 V to 6 V
Product Type Flip Flops
Reset Type Reset
Standard Pack Qty 750
Subcategory Logic ICs

Product Details

Description

The ’HC194 and CD74HCT194 are 4-bit shift registers with Asynchronous Master Reset (MR). In the parallel mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP). During parallel loading serial data flow is inhibited. Shift left and shift right are accomplished synchronously on the positive clock edge with serial data entered at the shift left (DSL) serial input for the shift left mode, and at the shift right (DSR) serial input for the shift right mode. Clearing the register is accomplished by a Low applied to the Master Reset (MR) pin.

Features

• Four Operating Modes
- Shift Right, Shift Left, Hold and Reset
• Synchronous Parallel or Serial Operation
• Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25°C
• Asynchronous Master Reset
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH

 

ICCHIPS, where the pulse of innovation meets the heartbeat of wholesale excellence. Unveil the future of electronic components with our flagship product, the CD74HC107MT. As your conduit to groundbreaking technology, we stand as the bridge between visionary suppliers and pioneering manufacturers, committed to orchestrating seamless transactions that cater to the ever-evolving needs of the electronics industry.

READ MORE

Please send inquiry, we will respond immediately.

Mfr. Part #: CD74HC107MT

*
*
*
Upload Your BOM File

CSV or Excel file format only. Max file size: 2Mb

empty-product

Copyright © 2024 ICCHIPS ELECTRONICS PTE.LTD. All right Reserved.

PayPalWestern UnionUPSDHLFedExEMSTNTaramex
Contact Us
+1 (620)699-8580
sales@icchips.com
8 Marina View, Asia Square Tower 1, #42-01 & #43-01, Singapore, 018960
PayPalWestern UnionUPSDHLFedExEMSTNTaramex

Copyright © 2024 ICCHIPS ELECTRONICS PTE.LTD. All right Reserved.